

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ✓ Surface-mounted package
- ✓ Advanced trench cell design
- ✓ Extremely low threshold voltage
- ✓ ESD:2KV




1.2 Applications

- ✓ Portable appliances
- ✓ Battery management

1.3 Quick reference

- ✓ $BV \geq 20\text{ V}$
- ✓ $P_{tot} \leq 1.25\text{ W}$
- ✓ $I_D \leq 8\text{ A}$
- ✓ $R_{DS(ON)} \leq 13\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- ✓ $R_{DS(ON)} \leq 14\text{ m}\Omega @ V_{GS} = 3.9\text{ V}$
- ✓ $R_{DS(ON)} \leq 18\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
 Schematic diagram  DFN2x3-6L Pin definition and Top / Bottom View  Bottom (D1/D2)			

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	20	-	V
V_{GS}	Gate-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	-	± 12	V
I_D^*	Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 4.5\text{ V}$	-	8	A
$I_{DM}^{*,**}$	Pulsed Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 4.5\text{ V}$	-	30	A
P_{tot}^*	Total Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	-	1.25	W
T_{stg}	Storage Temperature		- 55	150	$^{\circ}\text{C}$
T_J	Junction Temperature		-	150	$^{\circ}\text{C}$
I_S^*	Diode Forward Current	$T_A = 25\text{ }^{\circ}\text{C}$	-	8	A
$R_{\theta JA}^*$	Thermal Resistance- Junction to Ambient		-	100	$^{\circ}\text{C} / \text{W}$

Notes :

* Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$

** Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

4. Marking Information

Product Name	Marking
KJ3R12A	3R12A YWWXXX YWWXXX: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
KJ3R12A	DFN2*3			3000	

Note: KUAJIEXIN defines " Green " as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics (T_A = 25 °C Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	20	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	0.5	-	1.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 16 V, V _{GS} = 0 V	-	-	1	μA
		T _J = 85 °C	-	-	30	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ± 10 V, V _{DS} = 0 V	-	-	± 10	μA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 4.5 V, I _{DS} = 5A	-	12	13	m Ω
		V _{GS} = 3.9 V, I _{DS} = 3 A	-	13	14	
		V _{GS} = 2.5 V, I _{DS} = 1 A		15	18	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 5 A, V _{GS} = 0 V	-	-	1.2	V
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 10 V Frequency = 10 KHz	-	666	-	pF
C _{oss}	Output Capacitance		-	100	-	
C _{rss}	Reverse Transfer Capacitance		-	85	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 10 V, V _{GEN} = 4.5 V, R _G = 6 Ω, R _L = 1.47 Ω, I _{DS} = 5 A	-	0.12	-	μS
t _r	Turn-on Rise Time		-	0.29	-	
t _{d(off)}	Turn-off Delay Time		-	3.63	-	
t _f	Turn-off Fall Time		-	2.55	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 10 V, I _{DS} = 5 A	-	22	-	nC
Q _{gs}	Gate-Source Charge		-	0.5	-	
Q _{gd}	Gate-Drain Charge		-	1.7	-	

Notes :





a : Pulse test ; pulse width ≤ 300 μs, duty cycle ≤ 2 %

b : Guaranteed by design, not subject to production testing





7. Typical Characteristics



7. Typical Characteristics (cont.)



7. Typical Characteristics (cont.)



8. Package Dimensions DFN2*3-6L

