

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ☒ Surface-mounted package
- ☒ Low gate charge



1.2 Applications

- ☒ Motor driver appliances
- ☒ Adapter appliances
- ☒ High power inverter system

1.3 Quick reference

- ☒ $BV \geq 40\text{ V}$
- ☒ $P_{tot} \leq 2\text{ W}$
- ☒ $I_D \leq 11\text{ A}$
- ☒ $R_{DS(ON)} \leq 10\text{ m}\Omega @ V_{GS} = 10\text{ V}$
- ☒ $R_{DS(ON)} \leq 15\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1	Source(S1)	 Top View SOP- 8L	
2	Gate(G1)		
3	Source(S2)		
4	Gate(G2)		
5,6	Drain(D2)		
7,8	Drain(D1)		

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	40	-	V
V_{GS}	Gate-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	-	± 20	V
I_D^*	Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	11	A
I_{DM}^*	Pulsed Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	44	A
P_{tot}^*	Total Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	-	2	W
T_{stg}	Storage Temperature		- 55	150	$^{\circ}\text{C}$
T_J	Junction Temperature		-	150	$^{\circ}\text{C}$
$R_{\theta JC}^*$	Thermal Resistance- Junction to Case		-	3.5	$^{\circ}\text{C} / \text{W}$
$R_{\theta JA}^*$	Thermal Resistance- Junction to Ambient		-	62.5	$^{\circ}\text{C} / \text{W}$

Notes :

- * Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$
- ** Pulse width $\leq 10\text{ }\mu\text{s}$, duty cycle $\leq 1\%$
- *** Limited by bonding wire

4. Marking Information

Product Name	Marking
KJ4020S	4020 YWWXXX YWWXXX: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
KJ4020S	SOP8			3000	

Note: KUAJIEXIN defines “ Green ” as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics (T_A = 25 °C Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	40	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.0	-	2.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 32 V, V _{GS} = 0 V	-	-	1	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ± 20 V, V _{DS} = 0 V	-	-	± 100	nA
R _{DS(ON)} ^a	Channel On-State Resistance	V _{GS} = 10 V, I _D = 10 A	-	8.5	10	m Ω
	Channel On-State Resistance	V _{GS} = 4.5 V, I _D = 5 A	-	12	15	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 10 A, V _{GS} = 0 V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _{SD} = 10 A, dI _{SD} / dt = 100 A / μs	-	10	-	nS
Q _{rr}	Reverse Recovery Charge		-	4	-	nC
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 20 V Frequency = 1 MHz	-	1628	-	pF
C _{oss}	Output Capacitance		-	112	-	
C _{rss}	Reverse Transfer Capacitance		-	87	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 20 V, V _{GEN} = 10 V, R _G = 4.5 Ω, R _L = 2 Ω, I _{DS} = 10 A	-	6.4	-	nS
t _r	Turn-on Rise Time		-	26	-	
t _{d(off)}	Turn-off Delay Time		-	34	-	
t _f	Turn-off Fall Time		-	25	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 10 V, V _{DS} = 20 V, I _{DS} = 10 A	-	30	-	nC
Q _{gs}	Gate-Source Charge		-	6	-	
Q _{gd}	Gate-Drain Charge		-	4.5	-	

Notes :

a : Pulse test ; pulse width ≤ 300 μs, duty cycle ≤ 2 %


b : Guaranteed by design, not subject to production testing

7. Typical Characteristics




7. Typical Characteristics (cont.)


Output Characteristics




Drain-Source On Resistance



Transfer Characteristics




Gate Threshold Voltage




7. Typical Characteristics (cont.)


Drain-Source On Resistance




Source-Drain Diode Forward



Capacitance






Gate Charge



8. Package Dimensions

SOP- 8L



Symbol	Dimensions In Millimeters	
	MIN.	MAX.
A	1.35	1.75
A1	0.00	0.25
A2	1.15	1.50
D	4.80	5.00
E	5.80	6.20
E1	3.80	4.00
c	0.19	0.27
b	0.33	0.53
e	1.27 BSC	
L	0.40	1.27

Notes :

1. Jedec outline : MS-012AA
2. Dimensions " D " does not include mold flash, protrusions and gate burrs shall not exceed .15 mm (.006 in) per side .
3. Dimensions " E1 " does not include inter-lead flash, or protrusions. Inter-lead flash and protrusions shall not exceed .25 mm (.010 in) per side.