

N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- Surface-mounted package
- Extremely low threshold voltage
- Advanced trench cell design
- ESD protected



1.2 Applications

- Portable appliances
- Load switch

1.3 Quick reference

- $BV \geq 60\text{ V}$
- $R_{DS(ON)} \leq 2\text{ m}\Omega @V_{GS} = 10\text{ V}$
- $P_{tot} \leq 0.83\text{ W}$
- $R_{DS(ON)} \leq 2.7\text{ m}\Omega @V_{GS} = 4.5\text{ V}$
- $I_D \leq 0.5\text{ A}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1	Gate (G)	 <p>Top View SOT23</p>	
2	Source (S)		
3	Drain (D)		

2. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_A=25^{\circ}\text{C}$	60	-	V
V_{GS}	Gate-Source Voltage	$T_A=25^{\circ}\text{C}$	-	± 20	V
I_D^*	Drain Current	$T_A=25^{\circ}\text{C}, V_{GS}=10\text{ V}$	-	0.5	A
$I_{DM}^{*,**}$	Pulsed Drain Current	$T_A=25^{\circ}\text{C}, V_{GS}=10\text{ V}$	-	2	A
P_{tot}^*	Total Power Dissipation	$T_A=25^{\circ}\text{C}$	-	0.83	W
I_S^*	Diode Forward Current	$T_A=25^{\circ}\text{C}$	-	0.5	A
T_J, T_{stg}	Operating junction and storage temperature range		-55	150	$^{\circ}\text{C}$
$R_{\theta JA}^*$	Thermal Resistance-Junction to Ambient		-	150	$^{\circ}\text{C}/\text{W}$

Notes:

* Surface mounted on 1 in² pad area, $t \leq 10$ sec.

** Pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

*** Limited by bonding wire.

4. Marking Information

Product Name	Marking
KJ2N7002K	72K

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
KJ2N7002K	SOT23	7"	8 mm	3000	

Note: KUIJIEXIN defines "Green" as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC/JEDEC J-STD-020C)

6. Electrical Characteristics (T_A=25°C unless otherwise noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
B _V DSS	Drain-Source Breakdown Voltage	V _{GS} =0 V, I _{DS} =250 μA	60	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250 μA	1	1.5	2	V
I _{DSS}	Drain Leakage Current	V _{DS} =48 V, V _{GS} =0 V	-	-	1	μA
I _{GSS}	Gate Leakage Current	V _{DS} =0 V, V _{GS} =±20 V	-	±0.8	-	μA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} =10 V, I _{DS} =0.5 A	-	1.5	2	Ω
		V _{GS} =4.5 V, I _{DS} =0.2 A	-	2.0	2.7	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	V _{GS} =0 V, I _{SD} =0.5 A	-	0.85	-	V
t _{rr}	Reverse Recovery Time	I _{SD} =0.5 A, dI _{SD} /dt=100 A/μs	-	30	-	ns
Q _{rr}	Reverse Recovery Charge		-	29	-	nC
Dynamic Characteristics^b						
R _G	Gate Resistance	V _{GS} =V _{DS} =0V, f=1MHz	-	200	-	Ω
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, Frequency=1MHz	-	14.7	-	pF
C _{oss}	Output Capacitance		-	0.76	-	
C _{rss}	Reverse Transfer Capacitance		-	0.63	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} =30 V, V _{GEN} =10 V, R _G =25 Ω, R _L =60 Ω, I _{DS} =0.5 A	-	2.7	-	ns
t _r	Turn-on Rise Time		-	2.5	-	
t _{d(off)}	Turn-off Delay Time		-	13	-	
t _f	Turn-off Fall Time		-	8	-	
Gate Charge Characteristics^b						
Q _g	Total Gate Charge	V _{DS} =10 V, V _{GS} =4.5 V, I _{DS} =0.5 A	-	0.44	-	nC
Q _{gs}	Gate-Source Charge		-	0.2	-	
Q _{gd}	Gate-Drain Charge		-	0.1	-	

Notes:





a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.

b. Guaranteed by design, not subject to production testing.





7. Typical Characteristics



7. Typical Characteristics (cont.)




7. Typical Characteristics (cont.)



8. Package Dimensions

SOT23 Package



Symbol	Dimensions in Millimeters	
	Min.	Max.
A	0.90	1.15
A1	0.00	0.10
A2	0.90	1.05
b	0.30	0.50
c	0.08	0.15
D	2.80	3.00
E	2.25	2.55
E1	1.20	1.40
e	0.95 TYP.	
e1	1.80	2.00
L	0.30	0.50
L1	0.55 REF.	
θ	0°	8°