

N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features



- Surface-mounted package
- Advanced trench cell design
- Low gate charge

1.2 Applications

- UPS
- BLDC
- PFC

1.3 Quick reference

- $V_{DS} = 250 \text{ V}$
- $I_D = 10 \text{ A}$
- $P_D = 52 \text{ W}$
- $R_{DS(ON)} \leq 650 \text{ m}\Omega @ V_{GS}=10 \text{ V (Type:500 m}\Omega)$



Top View
TO-252

2. Package Marking and Ordering Information

Product Name	Package	Marking	Reel size	Tape width	Quantity (pcs)
KJ12N25K	TO-252	KJ12N25K	13"	16 mm	2500

3. Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	250	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Continuous Drain Current ($T_A=25^\circ\text{C}$)	10	A
I_{DM}	Pulsed Drain Current ^[1]	30	A
E_{AS}	Single Pulse Avalanche Energy ^[2]	25	mJ
P_D	Power Dissipation ($T_C=25^\circ\text{C}$) ^[3]	52	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$R_{\theta JA}$	Thermal Resistance, Junction-Ambient	62.5	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-Case	2.4	$^\circ\text{C/W}$

4. Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0 V, I _{DS} =250 μA	250	-	-	V
Zero Gate Voltage Source Current	I _{DSS}	V _{DS} =250 V, V _{GS} =0 V	-	-	1	μA
Gate to Source Forward Leakage	I _{GSS}	V _{GS} =±20 V, V _{DS} =0 V	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _{DS} =250 μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10 V, I _D =2.5 A	-	500	600	mΩ
Diode Characteristics						
Diode Forward Voltage	V _{SD}	I _{SD} =10 A, V _{GS} =0 V	-	-	1.2	V
Reverse Recovery Time	t _{rr}	I _{DS} =10A, V _{GS} =0 V	-	89	-	ns
Reverse Recovery Charge	Q _{rr}	dI _{SD} /dt=100 A/μs	-	265	-	nC
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{GS} =0 V, V _{DS} =75 V, Frequency=1 MHz	-	465	-	pF
Output Capacitance	C _{oss}		-	425	-	
Reverse Transfer Capacitance	C _{rss}		-	22	-	
Turn-on Delay Time	t _{d(on)}	V _{DS} =100 V, V _{GEN} =10 V, R _G =6 Ω, I _{DS} =10 A	-	7.5	-	ns
Turn-on Rise Time	t _r		-	20	-	
Turn-off Delay Time	t _{d(off)}		-	12	-	
Turn-off Fall Time	t _f		-	27	-	
Gate Charge Characteristics						
Total Gate Charge	Q _g	V _{DS} =100 V, V _{GS} =10 V, I _{DS} =10 A	-	7.7	-	nC
Gate-Source Charge	Q _{gs}		-	1.2	-	
Gate-Drain Charge	Q _{gd}		-	4.5	-	

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2 OZ copper.
- Limited by 150°C junction temperature.
- The EAS data shows Max. rating. I_{AS}=1A, L=10mH, R_G=25 Ω, V_{DD}=200 V, V_{GS}=10 V, Starting T_J=25°C.
- Pulse Test: Pulse width ≤ 300 μs, Duty Cycle ≤ 1%.
- The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

7. Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Current Capability




Figure 3. Safe Operation Area




Figure 4. Transient Thermal Impedance




Figure 5. Output Characteristics




Figure 6. On Resistance

7. Typical Characteristics (cont.)




Figure 7. BV_{DSS} vs. T_J




Figure 8. Transfer Characteristics




Figure 9. Normalized On Resistance




Figure 10. Diode Forward Current




Figure 11. Capacitance





Figure 12. Gate Charge

8. Package Dimensions

TO-252 Package



Symbol	Dimensions in Millimeters	
	MIN	MAX
A	2.200	2.400
A1	0	0.127
b	0.660	0.860
c	0.460	0.580
D	6.500	6.700
D1	5.100	5.460
D2	4.830 REF.	
E	6.000	6.200
e	2.186	1.386
L	9.800	10.400
L1	2.900 REF.	
L2	1.400	1.700
L3	1.600 REF.	
L4	0.600	1.000
∅	1.100	1.300
θ	0°	8°
H	0	0.300
V	5.350 REF.	