

N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- Surface-mounted package
- Low gate charge



1.2 Applications

- Battery protection
- Uninterruptible power supply
- General purpose applications

1.3 Quick reference

- $BV \geq 20\text{ V}$
- $R_{DS(ON)} \leq 6.0\text{ m}\Omega @V_{GS} = 4.5\text{ V}$
- $P_{tot} \leq 65\text{ W}$
- $I_D \leq 60\text{ A}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1	Gate		
2	Drain		
3	Source		

Top View
TO-252

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_C=25^{\circ}C$	-	20	V
V_{GS}	Gate-Source Voltage	$T_C=25^{\circ}C$	-	± 12	V
I_D^*	Continuous drain current	$T_C=25^{\circ}C, V_{GS}=4.5\text{ V}$	-	60	A
		$T_C=25^{\circ}C, V_{GS}=4.5\text{ V}$	-	45	
$I_{DM}^{*, **, ***}$	Pulsed Drain Current	$T_C=25^{\circ}C, V_{GS}=4.5\text{ V}$	-	210	A
E_{AS}	Avalanche energy, single pulse	$V_{DS}=10\text{ V}, L=0.5\text{ mH}$	-	252	mJ
P_{tot}^*	Total Power Dissipation	$T_C=25^{\circ}C$	-	65	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range		-55	150	$^{\circ}C$
$R_{\theta JC}^*$	Thermal Resistance-Junction to Case		-	1.85	$^{\circ}C/W$

Notes:

- * Pulse width $\leq 300\ \mu s$, duty cycle $\leq 2\%$.
- ** Mounted on PCB of 1 in² pad area.
- *** Mounted on large heat sink.

4. Marking Information

Product Name	Marking
KJ2060K	<div style="display: inline-block; background-color: black; color: white; padding: 2px;">2060K YWWXXX</div> YWW: Date Code

5. Ordering Code

Product Name	Package	Reel size	Tape width	Quantity (pcs)
KJ2060K	TO-252	13"	16 mm	2500

Note: KUIJIEXIN defines "Green" as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC/JEDEC J-STD-020C).

6. Electrical Characteristics (T_C=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0 V, I _{DS} =250 μA	20	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250 μA	0.46	0.7	1.0	V
I _{DSS}	Zero Gate Voltage Source Current	V _{DS} =30 V, V _{GS} =0 V	-	-	1	μA
I _{GSS}	Gate-source leakage current	V _{GS} =±20 V, V _{DS} =0 V	-	-	±100	nA
R _{DS(on)} ^a	Drain-Source On-State Resistance	V _{GS} =4.5 V, I _{DS} =20 A	-	4.8	6.0	mΩ
		V _{GS} =2.5 V, I _{DS} =15 A	-	6.7	11	mΩ
g _{fs}	Transconductance	V _{DS} =5 V, I _{DS} =15 A	-	35	-	S
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} =20 A, V _{GS} =0 V	-	-	1.2	V
t _{rr}	Reverse Recovery Time	I _{SD} =20 A, dI _{SD} /dt=300 A/μs	-	24	-	ns
Q _{rr}	Reverse Recovery Charge		-	12	-	nC
Dynamic Characteristics^b						
C _{iss}	Input Capacitance	V _{GS} =0 V, V _{DS} =15 V, Frequency=1 MHz	-	2844	-	pF
C _{oss}	Output Capacitance		-	360	-	
C _{rss}	Reverse Transfer Capacitance		-	280	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} =15 V, V _{GS} =4.5 V, R _L =0.75 Ω, R _{GEN} =3 Ω	-	18	-	ns
t _r	Turn-on Rise Time		-	54	-	
t _{d(off)}	Turn-off Delay Time		-	77	-	
t _f	Turn-off Fall Time		-	25	-	
Gate Charge Characteristics^b						
Q _g	Total Gate Charge	V _{DS} =15 V, V _{GS} =4.5 V, I _{DS} =12 A	-	34	-	nC
Q _{gs}	Gate-Source Charge		-	4	-	
Q _{gd}	Gate-Drain Charge		-	14	-	

Notes:

- Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- Guaranteed by design, not subject to production testing.

7. Typical Characteristics




Figure 1. Maximum Safe Operating Area




Figure 2. Maximum Power Dissipation vs. Case Temperature




Figure 3. Maximum Continuous Drain Current vs. Case Temperature




Figure 4. Typical output Characteristics




Figure 5. Maximum Effective Thermal Impedance, Junction to Case

7. Typical Characteristics (cont.)




Figure 6. Body-Diode Characteristics




Figure 7. Normalized Breakdown Voltage vs. Junction Temperature




Figure 8. Normalized Threshold Voltage vs. Junction Temperature




Figure 9. Normalized On Resistance vs. Junction Temperature




Figure 10. Capacitance Characteristics





Figure 11. Typical Gate Charge vs. Gate to Source Voltage

8. Package Dimensions

TO-252 Package



Symbol	Dimensions in Millimeters	
	MIN	MAX
A	2.200	2.400
A1	0	0.127
b	0.660	0.860
c	0.460	0.580
D	6.500	6.700
D1	5.100	5.460
D2	4.830 REF.	
E	6.000	6.200
e	2.186	1.386
L	9.800	10.400
L1	2.900 REF.	
L2	1.400	1.700
L3	1.600 REF.	
L4	0.600	1.000
∅	1.100	1.300
θ	0°	8°
H	0	0.300
V	5.350 REF.	